PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOFERATION TREATT (PCT)	D UNDER IN	E PAIENI COUPERATION IREALI (PCI)
(51) International Patent Classification 7:	(11) Interna	(11) International Publication Number: WO 00/70817
H04L 9/06	A1 (43) Interns	(43) International Publication Date: 23 November 2000 (23.11.00)
(21) International Application Number: PCT/US00	11957 (81) Desi	PCT/US00/11937 (81) Designated States: AE, AG, AL, AM, AT, AU, AZ, BA, BB,
(22) International Filing Date: 2 May 2000 (02.05.00)		BU, BN, BI, CA, CH, CH, CK, CO, CZ, BE, DA, DW, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IS, JF, KE, KG, KP, KK, CL, CK, LK, LS, LT, LU,
(30) Priority Data: 09/313,133 17 May 1999 (17.05.99)	SO	LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, ST, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VW, TX, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian
(71) Applicant (for all designated States except US): INTEL COR- PORATION (USUS): 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).		parent (AM, AZ, BY, KG, KZ, MD, RU, TI, TN), European ment (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, CR, Er, TL, UM, MC, NL, PT, SB), OAPI parent (BF, BI, CF, CG, CJ, CA, GA, GN, GW, ML, MR, NF, SN, TD, TG)
(72) Inventor; and (75) Inventor; ADFFMAN. Jeffrey. D. (15) Inventor/Applicant (for US only): HOFFMAN. Jeffrey. D. (USUS); 4821 W. Flint Street, Chandler, AZ 85226 (US).	Publish	ed With international search report.
(74) Agents: MILLIKEN, Darren, J. et al.: Blakely, Sokoloff, Taylor & Zafman, LLP, 7th floor, 12400 Withire Boulevard, Los Angeles, CA 90025 (US).	aylor I, Los	

(54) Title: A CIPHER CORE IN A CONTENT PROTECTION SYSTEM



(57) Abstract

A cipher system having a cipher core to encrypt plaintext data into cipherrext data, and a bus interface coupled to the cipher core rounder the cipher core rounder the cipher core compines a block staemble to preceive udots of data and to assemble the words into a block, an encryption function for encrypt block based on an encryption function forty and the clock based on an encryption function forty and the care and the control into a block, and of disassemble the encrypted block into encrypted also words, and a controller to control multiple rounds of encryption function for the block. In another embodiment, the encryption function is diplicated and the controller controllers, the first controller controller.

Cours used to identify				Codes used to identify States party to the PCT on the front pages of pamphitts publishing international applications under the PCT.	temationa	applications under
Albania	23	Spain	3	Leotho	3	Slovenia
Ателія	=	Finland	5	Lithuania	SK	Slovakia
Austria	E	Prance	3	Lucembourg	NS.	Senegal
Australia	ర	Gabon	2	Levis	25	Swaziland
Azerbaijan	8	United Kingdom	WC	Монасо	٤	G
Bosnia and Herzegovina	C	Georgia	æ	Republic of Moldova	2	Togo
Barbados	ਤ	Ghana	MO	Madagascar	F	Tajikisan
Belgium	Z	Ouinea	MK	The former Yugoslav	¥	Turkmenistan
Burking Faso	ő	Greate		Republic of Macedonia	£	Turkey
Bulgaria		Hungary	¥	Muli	F	Trinidad and Tobago
Benin	2	Ireland	X	Mongotla	۲'n	Ukraine
Brazil	글	larsel	X	Meuritenia	9	Ugunda
Belans	S	keland	¥	Malawi	SO	United States of America
Canada	Ħ	faly	MX	Mexico	70	Uzbekistan
Central African Republic	٩,	Jupan	NE	Niger	ξ	Viet Nam
Congo	X	Kenys	Ŋ,	Netherlands	λ	Yagoslavia
Switzerland	Š	Kyrgyzstan	N ON	Norway	MZ	Zimbabwe
Côte d'Ivoire	×	Democratic People's	ZN	New Zealand		
Camerbon		Republic of Korea	Ę	Polend		
China	ă	Republic of Korea	Ł	Portugal		
Cubs	23	Kazalistan	80	Romania		
Czech Republic	3	Saint Lucia	S	Russian Pederation		
Germany	3	Liechtenstein	gs	Sudan		
Denmark	ž	Sri Lanka	35	Sweden		

WO 00/70817 PCT/US00/11957

A CIPHER CORE IN A CONTENT PROTECTION SYSTEM

BACKGROUND

1. FIELD

The present invention relates generally to cryptographic systems and, more specifically, to hardware implementations of ciphers.

2. DESCRIPTION

Digital content is widely distributed to and among various electronic systems such as computers, networks, and consumer electronics devices, for example. The content may be audio data, video data, still image data, software, text, or any other information that may be stored in a digital form and conveyed to a user. Once the content is in a digital form, it may be easily copied or captured when the content is stored within a component of a system or is transmitted from one component to another. Developers and owners of digital content struggle to protect their intellectual property rights in the content in the face of rapid technological changes relating to such equipment. One approach to protecting the digital content is through the use of cryptography. Cryptographic systems may be used to encrypt the digital content so that only an authorized user may decrypt the encrypted data.

Various cryptographic systems are used to protect digital content. One system is the Five Company (5C) Digital Transmission Content Protection (DTCP) scheme. The DTCP approach provides manufacturers of electronic equipment with a simple and inexpensive cryptographic implementation, while maintaining a high degree of security. The DTCP approach defines a cryptographic protocol for protecting audio/video

WO 00/70817 PCT/US00/1199

entertainment content from illegal copying, intercepting and tampering as the content traverses high performance digital buses, such as buses conforming to the Institute of Electrical and Electronics Engineers (IEEE) 1394-1995 Standard for a High-Speed Performance Serial Bus (IEEE 1394). Only legitimate entertainment content delivered to an electronics device via the same or another approved copy protection system will be protected by this copy protection system. A number of emerging technologies are taking advantage of the IEEE 1394 high speed digital interface, including desktop computer systems, digital versatile disk (DVD) players, digital televisions, and digital set top box receivers. The transparent DTCP framework used in such devices allows consumers to enjoy high quality digital pictures and sound without any noticeable performance or quality impact due to the content protection scheme.

For the DTCP approach to be widely accepted, low cost encryption and decryption components which can implement content protection without unduly delaying transmission of the digital content or causing inconvenience to the user are needed. No such components currently exist. The present invention is intended to overcome this deficiency and other disadvantages of the prior art.

SUMMARY

An embodiment of the present invention is a cipher system having a cipher core to encrypt plaintext data into ciphertext data, and a bus interface coupled to the cipher core to transfer the ciphertext data to a bus. In one embodiment, the cipher core comprises a block assembler to receive words of data and to assemble the words into a block, an encryption function to encrypt the block based on an encryption function

WO 00/70817 PCT/US00/11957

key, a block transmitter to receive the encrypted block and to disassemble the encrypted block into encrypted data words, and a controller to control multiple rounds of encryption by the encryption fur the block.

In another embodiment, the cipher core comprises a block assembler to receive words of data and to assemble the words into a block, first and second encryption functions to encrypt the block based on an encryption function key, a block transmitter to receive the encrypted block and to disassemble the encrypted block into encrypted data words, a first controller to control a first set of rounds of encryption for the block by the first encryption function, and a second controller to control a second set of rounds of encryption for the block by the second encryption function.

BRIEF DESCRIPTION OF THE DRAWINGS

The features and advantages of the present invention will become apparent from the following detailed description of the present invention in which:

Figure 1 is a diagram illustrating source and destination devices using a cipher in an encryption system according to an embodiment of the present invention;

Figure 2 is a diagram of the data flow between components of a source device according to an embodiment of the present invention;

Figure 3 is a diagram of a content cipher subsystem according to an embodiment of the present invention;

Figure 4 is a diagram of a cipher core optimized for small size according to an embodiment of the present invention;

WO 00/70817

PCT/US00/11957

Figure 5 is a structural block diagram of the small cipher core according to one embodiment of the present invention;

Figure 6 is a waveform diagram of content key loading processing according to an embodiment of the present invention;

Figure 7 is a waveform diagram of plaintext loading processing according to an embodiment of the present invention;

Figure 8 is a waveform diagram of ciphertext unloading processing according to an embodiment of the present invention;

Figure 9 is a diagram of a cipher core optimized for speed according to an embodiment of the present invention; and

Figure 10 is a structural block diagram of a fast cipher core according to an embodiment of the present invention.

DETAILED DESCRIPTION

The Five Company (5C) Digital Transmission Content Protection (DTCP) scheme defines a cryptographic protocol for protecting audio/video entertainment content from unauthorized copying, intercepting, and tampering as it traverses digital transmission mechanisms such as a high-performance serial bus, that conforms to the IEEE 1394-1995 standard. One component of the content protection system is a content cipher subsystem implementing a cipher called the M6-S56 cipher, which may be used to encrypt/decrypt content traversing the serial bus. This cipher may be used in converted cipher block chaining mode, which provides greater security than ordinary cipher block chaining. The M6-S56 cipher is a common key block cipher algorithm based on permutation-substitution. Various embodiments of the present invention comprise implementations of the content cipher subsystem for the M6-S56 cipher operating in an

encryption mode. However, other embodiments may implement other ciphers. Additionally, the content cipher subsystem discussed herein may be modified to provide the decryption capability.

Embodiments of the present invention comprise a content cipher subsystem having a central cipher component called a "cipher core" herein. One embodiment of the present invention has been optimized for small size, in terms of number of gates in a hardware implementation ("small cipher core"). A second embodiment has been optimized for high throughput ("fast cipher core"). A third embodiment has been optimized for low noise operation and easy synthesis ("quiet cipher core").

Reference in the specification to "one embodiment" or "an embodiment" of the present invention means that a particular feature, structure or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, the appearances of the phrase "in one embodiment" appearing in various places throughout the specification are not necessarily all referring to the same embodiment.

Figure 1 is a diagram illustrating source and destination devices using a cipher in a content protection system 10 according to an embodiment of the present invention. A source device 12 may be coupled to a destination device 14 by a high speed serial bus such as an IEEE 1394 bus 16, although the invention is not limited in scope in this respect. Source and destination devices may be personal computers (PCs), digital video cassette recorders (DVCRs), DVD players, digital televisions, computer monitors, stereo equipment, set top boxes, or any electronics equipment capable of storing, transmitting or displaying digital content. At least one content source 18 within source device 12 provides unencrypted digital content called plaintext data. Content source 18 may be a compact disc read only memory (CD-ROM), a digital versatile disc (DVD), a hard

.

which may be configured to encrypt the plaintext into ciphertext using a destination 24 by displaying on a monitor or by generating audio output through loudspeakers, for example. Thus, content protection system 10 content source may be a communications interface to a communications example. The plaintext may be received by content cipher subsystem 20, Destination device 14 comprises a corresponding content cipher subsystem example, a video, music, software, or any other digital data.. Alternatively, 22 which may be configured to decrypt the ciphertext back into plaintext. protects the digital content during transmission between components. Alternatively, digital content may also be encrypted by another encryption scheme while stored on content source 18 or at content destination 24, The content may may be rendered to a user (not shown) by device, such as a satellite, cable, fiber optic link, or wireless the IEEE 1394 thereby providing an additional layer of security. drive, or any other digital storage medium. ciphertext over to send the The plaintext and

Figure 2 is a diagram of the data flow between components of a source device according to an embodiment of the present invention. A source device may comprise a processor 30 and a memory 32. In one embodiment, the memory comprises a dynamic random access memory (DRAM), although other memories may also be used. The memory may store at least a portion of the digital content received from the content source. When the digital content is Motion Picture Experts Group (MPEG) data, the memory may store packetized elementary streams (PES). Processor 30 coordinates the usage of content cipher subsystem. The key may be used by the content cipher subsystem to encrypt the plaintext data according to a cipher. The content cipher subsystem sends the ciphertext generated from the plaintext over an isochronous link to a

media access controller (MAC) 34. When the bus used in the encryption system is the IEEE 1394 bus, the MAC comprises a 1394 Link Layer Controller. The ciphertext data may be further transferred to a physical layer (PHY) interface 36 before transmission onto the bus. When the bus used in the encryption system is the IEEE 1394 bus, the PHY comprises a 1394 Physical Layer Transceiver/Arbiter. Control and status messages, as well as authentication and key exchange (AKE) information, may be transmitted between processor 30 and MAC 34 over an asynchronous link.

The content cipher subsystem accepts key, clear data, and encrypt data messages from processor 30. A key message sets the key for subsequent content encryption. Clear data messages may bypass the cipher and be forwarded to MAC interface 34 without encryption. Encrypt data messages include content to be encrypted. In various embodiments, the content cipher subsystem provides input buffering to absorb cipher latency, automatic IEEE 1394 packetization and header insertion, and built in test and performance measurement functions. Synchronous design techniques are employed throughout the design of the embodiments to ensure reliable operation at high clock frequencies and a reliable synthesis.

Each embodiment of content cipher subsystem 20 may be used as a core component of content protection system 10 and may be implemented in a field programmable gate array (FPGA), complex programmable logic device (CPLD), an application specific integrated circuit (ASIC), or a custom digital integrated circuit. When the cipher used is the M6-S56 cipher, each embodiment disclosed herein performs all of the functions of the M6-S56 cipher operating in Converted Cipher Block Chaining (C-CBC) mode as defined by the M6 Digital Content Protection Specification, Volume 1, Revision 0.91, October 8, 1998, and Volume 2, Revision 0.8997, October 2, 1998, although the invention is not limited in scope in this respect.

WO 00/70817

Figure 3 is a diagram of a content cipher subsystem according to an coupled to processor 30 (not shown in Figure 3) to provide a means of status register (CSR) and interrupter 42 may be used to control the monitor 46 monitors how the content cipher subsystem is performing in encrypted data to the IEEE 1394 bus. Loopback FIFO 48 may be used to and key messages, control and status, performance parametrics, built in configuration of the content cipher subsystem and to interrupt the processor via the processor interface. Data input first in first out (FIFO) buffer 44 stores streaming data received from the processor. Performance processing the data received from the processor and outputting the test the content cipher subsystem using the CSR. It provides capabilities for built-in test. Each of the CSR and interrupter 42, data input FIFO 44, performance monitor 46, and loopback FIFO 48 components may be optional in various embodiments. Message parser 50 performs message parsing, payload routing, and automatic packetization, thus abstracting these functions from the software running on the processor. It interprets the messages received from the processor by examining the headers of the wherein the data may bypass the cipher, key messages, wherein the wherein the data may be processed by the cipher. When the message is a key message, the key data payload is loaded into the cipher core. When the message is an encrypt data message, the payload portion is divided into packets and forwarded to cipher core 52 while IEEE 1394 isochronous core 52. When the message is a clear data message, the payload is As discussed above, messages include clear data messages, message contains a key for the cipher, and encrypt data messages, packet headers are sent directly to the MAC interface bypassing the cipher Processor interface 40 may communication between the cipher subsystem and the processor. est data and interrupts are conveyed through this interface. embodiment of the present invention.

divided into packets and both headers and payload are forwarded directly Cipher core 52 performs encryption processing and will be discussed in further detail below. MAC interface 54 couples the cipher core to the IEEE1394 MAC to MAC interface .54 bypassing the cipher core 52. 34 (not shown in Figure 3). In one embodiment, a cipher core 52 of content cipher subsystem 20 may be optimized for minimal chip resource usage. Figure 4 is a diagram of a cipher core optimized for small size according to an embodiment of the present invention. The operation of this small M6 cipher core may be summarized as follows. The message parser of the content cipher subsystem loads a content key having 64 bits into Key Storage 60 of Key Generator 62, one 16-bit word at a time. It does so by driving key data onto the Plaintext input line 64 and driving the corresponding Load Key Word line 66 high, where Load Key Word 1 loads the most significant word (MSW) of the key and Load Function 68 accepts the content key and ciphertext feedback from Function key. In one embodiment, only the least significant 56 bits of the Key Word 4 loads the least significant word (LSW) of the key. Key Ciphertext Feedback Register 70 as input parameters and generates a Pi 64-bit content key are used by the Key Function. The Ciphertext Feedback Register in the Key Generator may be initially cleared (i.e., zeroed) on reset or power up of the system.

plaintext data into Block Assembler 72, one 16-bit word at a time, most The message parser of the content cipher subsystem then loads significant word first. It does so by driving the plaintext data onto the Plaintext input line 64 and driving Plaintext Ready line 74 high. The Block Assembler acknowledges each word transferred by driving Plaintext Read ine 76 high. The Block Assembler assembles four words of plaintext into

WO 00/70817

PCT/US00/11957

drives Block in Progress line 78 high and holds the line high until the entire (MUX) 82. As blocks become available, the Block Assembler initiates a assembled block has been transferred to Pi Function 80 through multiplexor Once the Ten Round Controller starts, the Block Assembler begins state machine in Ten Round Controller 84 to begin encrypting a block. a 64-bit block. While a block is being assembled, the Block Assembler assembling the next block of plaintext data.

Block Assembler 72 into Pi Function 80. It then delays while the Pi Function output settles. Pi Function 80 generates the ciphertext based on the plaintext and the Pi Function key. The Ten Round Controller then reloads the Pi Function from its own output and delays again. This process Ten Round Controller 84 initially loads an assembled block from of reload and delay may be repeated eight more times for a total of ten of the Pi Function. The 5C DTCP scheme assigns each round one of the Pi Function 80 accepts a block of plaintext and a key as input parameters and outputs a block of ciphertext. There may be three variants Variant selection is under the control of the Ten Round Controller. On the fifth round, the partially encrypted block may be loaded into encrypted block may be used along with the content key to calculate the Pi round, the fully encrypted ciphertext block may be loaded into Block Transmitter 86 and Key Function 68 output may be updated. A state disassembles them into 16-bit words and transmits them one word at a The partially Function key to be used to encrypt the next plaintext block. On the tenth machine within the Block Transmitter may then be initiated. As fully encrypted ciphertext blocks become available, the Block Transmitter time, most significant word first, to the MAC interface. It does so by Ciphertext Feedback Register 70 in Key Generator 62.

VO 00/70817

PCT/US00/11957

driving the ciphertext data onto the Ciphertext output line 88 and driving The MAC interface acknowledges the transfer of each word by driving Ciphertext Read line 92 high. Ciphertext Ready line 90 high.

word of plaintext data. At this point, there are two possible conditions which dictate how the cipher will proceed. If the encryption frame ends on may be accompanied by Ciphertext Last line 96 driven high. If the is not an integer multiple of 64), the previous ciphertext block may be The last word of an encryption frame may be indicated when the message parser drives Plaintext Last line 94 high accompanying the last a complete block (i.e., if the size of the frame in bits is an integer multiple of 64), the cipher core encrypts and transmits that block in the same manner as the preceding blocks, except that the last word of ciphertext encryption frame ends on a partial block (i.e., the size of the frame in bits reloaded into the Pi Function and 10 more rounds may be executed on it. The least significant portion of the result equal to the size of the partial block which ended the frame may then be exclusive OR'ed with the as yet may then be transmitted to the MAC interface with the last word of ciphertext accompanied by Ciphertext Last line 96 driven high. Only the The final result, the encrypted partial block, number of words present in the partial block which ended the frame may be transferred to the MAC interface. unencrypted partial block.

The content cipher subsystem must not change the content key until Ciphertext Feedback Register 70 in Key Generator 62 may be cleared (i.e., an entire encryption frame has been processed through the cipher. Once the last ciphertext word of a frame is transferred to the external system, zeroed), Block in Progress line 78 may be driven low, and a new encryption content key without reloading it or a new content key may be loaded into frame can begin. The new encryption frame can either reuse the previous Key Storage 60 prior to loading of plaintext data.

The cipher core implementing the M6-S56 C-CBC cipher may be described hierarchically in the very high speed integrated circuit (VHSIC) components and processes interconnected with concurrent signal assignments. Each component may be parameterized in order to simplify design entity of the cipher core may be implemented as the m6_small hardware design language (VHDL) syntax. The architecture comprises submodification should the need arise. In one embodiment, the top level component. Figure 5 is a structural block diagram of the small cipher core according to one embodiment of the present invention.

In one embodiment, the input and output ports of the small cipher core may be defined in the following entity statement.

-- The Small Cipher Core entity

library ieee;

-- standard nine value logic system use ieee.std_logic_1164.all;

-- global design parameters use work.constants.all;

entity m6_small is

-- system clock port (clock : in std_logic;

-- asynchronous clear clear : in std_logic; : in std_logic;

- synchronous reset

: in std_logic_vector(WORDSIZE-1 downto 0); -- plain text -- plaintext ready ptrdy : in std_logic;

ptin

-- plaintext last ptlast : in std_logic;

-- plaintext read ptrd : out std_logic;

ctout : out std_logic_vector(WORDSIZE-1 downto 0); -- cipher text

-- ciphertext ready ctrdy : out std logic;

-- ciphertext last ctlast : out std_logic;

-- ciphertext read ctrd : in std_logic; -- block in progress bip : out std_logic;

-- content key word 1 load ckld1 : in std_logic;

-- content key word 2 load ckld2 : in std_logic;

-- content key word 3 load ckld3 : in std_logic; -- content key word 4 load

ckld4 : in std_logic);

end me_small;

the Clear signal except it is synchronous to the Clock signal. It resets the All signals, with the exception of Clear signal 100, may be synchronous with respect to Clock signal 102. Input signals may be sampled and output signals changed on the rising edge of Clock signal on reset. Synchronous Reset signal 104 performs the same function as 102. Clear signal 100 may be asynchronous and may be used as a power Ctrd 120 comprise the ciphertext output interface. Ckld1-4 signals 122 Signals Ptin 106, Ptrdy 108, Ptlast 110, and Ptrd 112 comprise the plaintext input interface. Signals Ctout 114, Ctrdy 116, Ctlast 118, and signal 124 comprises a status indicator to the message parser. All signals cipher to a clear state (e.g., ready to accept content key and plaintext). may be used along with the Ptin signal to load a 56-bit content key. use positive logic.

WO 00/70817

PCT/US00/11957

according to an embodiment of the present invention. A 56-bit content key may be loaded into the cipher core by driving key data onto the Ptin input signal 106 and driving the corresponding CkId1-4 signal 122 high least significant word (LSW). The waveform shown in Figure 6 illustrates a Figure 6 is a waveform diagram of content key loading processing where ckld1 loads the most significant word (MSW) and ckld4 loads the load of an example content key 0x1234567890abcd. Figure 7 is a wayeform diagram of plaintext loading processing be loaded into the cipher core one 16-bit word at a time, most significant word first, by driving plaintext data onto the Ptin 106 input signal and word by driving Ptrd 112 high. The last word of plaintext in a cipher frame may be indicated by driving Ptlast 110 high accompanying the last word of plaintext data. The waveform shown in Figure 7 illustrates loading one according to an embodiment of the present invention. Plaintext data may driving Ptrdy 108 high. The cipher core acknowledges the transfer of each frame of plaintext into the cipher core. Figure 8 is a waveform diagram of ciphertext unloading processing of each word by driving Ctrd 120 high. The last word of ciphertext in a according to an embodiment of the present invention. Ciphertext may be word first, by accepting ciphertext data from the Ctout port 114 whenever accompanying the last word of ciphertext data. The waveform shown in unloaded from the cipher core one 16-bit word at a time, most significant Ctrdy 116 is sensed high. The MAC interface acknowledges the transfer cipher frame may be indicated when Ctlast 118 is sensed high Figure 8 illustrates unloading one frame of ciphertext from the cipher.

bit plaintext words loaded by the message parser, initiates the Ten Round Block Assembler component, Blockasm 130, controls the assembly of 64-bit cipher blocks from the 16-Controller whenever a block is ready, controls the encryption of partial Referring back to Figure 5, the

PCT/US00/11957

blocks ending a cipher frame, and clears the Ciphertex Feedback Register between cipher frames. In one embodiment, the input nd output ports of the Block Assembler may be defined in the following en ty statement.

-- The Block Assembler entity

library ieee;

use ieee.std_logic_1164.all;

entity blockasm is

port (clock : in std_logic; -- system clock

lear : in std_logic; -- asynchronous clear

set : in std_logic; ·- synchronous reset

ptrdy : in std_logic; ·· plaintext ready

ptlast : in std_logic; -- last plaintext word

bipin1 : in std_logic; -- block in progress (1st :tage)

bipin2 : in std_logic; -- block in progress (2nr stage)

bipin3 : in std_logic; -- block in progress (tx tage)

ptrd : out std_logic; -- plaintext read Idwrd1 : out std logic; -- load word 1

dwrd1 : out std_logic; -- load word 1
dwrd2 : out std_logic; -- load word 2

dwrd3 : out std_logic; -- load word 3

dwrd4 : out std_logic; -- load word 4

Idpart : out std_logic; . -- load partial blor init : out std_logic; ' -- cipher initialize

go : out std_logic; -- cipher go

partwrd1 : out std_logic; -- partial block (1 vord)
partwrd2 : out std_logic; -- partial block (2 vord)

WO 00/70817

PCT/US00/11957

partwrd3 : out st !_logic; -- partial block (3 word)

lastblk : out st. logic; .- last block

: out st _logic); -- block in progress

bip

end blockasm;

bipin1-3 provide the Bk :k Assembler with the state of the Ten Round ptblk_proc to reload the previously encrypted cipher text block for re-Output signal init may 19 used in process ctpart_proc-134 to clear the Ciphertext Feedback Reg ster. Output signal go may be used to initiate the Input signals ptrd:, ptlast, and output signal ptrd may be used to handshake plaintext data transfers from the message parser. Input signals Controller and Block Tra smit components. Output signals Idwrd1-4 may be used in process ptbl _proc 132 to sequence the loading of plaintext Output signal Idpart causes process state machine in the Ten Round Controller. Output signals partwrd1-3 and component to control th transmission of the last block of a cipher frame and the encryption of ps tial blocks. Output signal bip indicates the state encryption (this is only to sed when a cipher frame ends in a partial block). lastblk may be used in p ocess ctout proc 136 and by the Block Transmit of the cipher to the mess ige parser. words into a plaintext block.

The Ten Round (ontroller component, r10ctrl 138, controls the encryption of the indivic sal 64-bit plaintext blocks. It includes a timer, which sets the duration of each round, allowing signals to settle through the Pi Function, and as ite machine which keeps track of the rounds. In one embodiment, the injust and output ports of the Ten Round Controller may be defined in the following entity statement.

PCT/US00/11957

-- The Ten Round Controller entity

library ieee;

use ieee.std_logic_1164.all;

entity r10ctrl is

generic (ROUNDDLY: positive:= 3; -- round delay

CNTRBITS: positive := 2); -- round delay counter bits

port (clock : in std_logic; -- system clock

-- asynchronous clear : in std_logic; clear

-- synchronous reset : in std_logic; reset

-- cipher go : in std_logic; 9 -- block in progress (next stage) : in std_logic;

-- ciphertext block done blockrdy : out std_logic;

- enable round 1 enrnd1 : out std_logic;

enable round 3 enrnd2 : out std_logic; : out std_logic; enrnd3

-- enable round 2

- enable round 4 : out std_logic; enrnd4

- enable round 5 : out std_logic; enrnd5

- enable round 6 -- enable round 7 : out std_logic; : out std_logic; enrnd6 enrnd7

-- enable round 10 -- enable round 9 -- enable round 8 anrnd8 : out std_logic; enrnd10 : out std_logic; enrnd9 : out std_logic;

Idpart

-- load the partial result register -- load the final result register : out std_logic; : out std_logic; Idrslt

-- load the feedback register : out std_logic; ldfdbk

-- load the next plain text block : out std_logic; Idnxtblk

-- block is in progress : out std_logic); did

end r10ctrl;

Input signal go, driven by the Block Assembler, starts the Ten Round Controller's state machine. Input signal bipin provides the Ten Round Controller with the state of the Block Transmit component. Output signal Transmitter once a block has been encrypted. Output signals enrnd1-10 may be used to select the Pi Function variant to be used on a per round data for the Pi Function. Ldfdbk selects the Pi Function output in blockrdy may be used to initialize the state machine in the Block basis. Output signal Idpart may be used in process ctpart proc 134 to load 140 to load the fully encrypted ciphertext block. Output signals Idfdbk and idnxtblk may be used in process ptblk_proc 132 to select the source of the fifth round partially encrypted ciphertext block into the Ciphertext Feedback Register. Output signal Idrslt may be used in process ctrslt_proc Assembler output to begin encryption of the next plaintext block. Output signal bip provides the Block Assembler with the status of the Ten Round preparation for execution of the next round. Ldnxtblk selects the Black Controller.

Two embodiments of the Pi Function are provided in the present invention. In one embodiment, pi_comb comprises a combinatorial version of the Pi Function. Input signals trickle through the arithmetic operations

PCT/US00/11957

This embodiment is used in the small cipher core and the fast cipher core. In another embodiment, pi_seq comprises a sequential version of the Pi Function. Input signals are clocked sequentially through each consecutive arithmetic operation to arrive at the output lines synchronously. This embodiment may be used when low noise operation is desired. combinatorially to arrive at the output lines asynchronously. embodiment may be used when high throughput is desired. embodiment is used in the quiet cipher core.

In one embodiment, the input and output ports of the Combinatorial Pi Function may be defined in the following entity statement.

-- The Combinatorial Pi Function entity

library ieee;

-- IEEE std. nine value logic system use ieee.std_logic_1164.all;

- global constants use work.constants.all;

entity pi_comb is

-- rotation index 1 generic (S1: positive:= 2; -- rotation index 2 S2 : positive := 11; -- rotation index 3

S3 : positive := 17);

-- pi variant 123 enable -- pi variant 132 enable port (pi123 : in std_logic; pi132 : in std_logic;

-- pi variant 213 enable pi213 : in std_logic;

-- pi variant 312 enable pi312 : in std_logic;

5

WO 00/70817

PCT/US00/11957

key1 : in std_logic_vector(BLOCKSIZE/2-1 downto 0); -- key 1

key2 : in std_logic_vector(BLOCKSIZE/2-1 downto 0); -- key 2

input : in std_logic_vector(BLOCKSIZE-1 downto 0); -- in block

output : out std_logic_vector(BLOCKSIZE-1 downto 0)); -- out

block

end pi_comb;

The input signals pi123, pi132, p213, and pi312 select the Pi variant on a per round basis. Input signals key 1-2 comprise the two 32-bit Pi Function keys. Input comprises the 64-bit Pi function input block, and output comprises the 64-bit Pi Function output block.

In one embodiment, the input and output ports of the Sequential Pi Function may be defined in the following entity statement.

-- The Sequential Pi Function entity

library ieee;

-- IEEE std. nine value logic system use ieee.std_logic_1164.all;

-- global constants use work.constants.all;

entity pi_seq is

-- first rotation index generic (S1: positive: = 2;

· second rotation index S2 : positive := 11;

-- third rotation index S3 : positive := 17);

 system clock port (clock : in std_logic;

-- asynchronous clear clear : in std_logic;

-- pi variant 123 enable pi123.: in std_logic;

-- pi variant 132 enable pi132 : in std_logic;

pi213 .: in std_logic;

-- pi variant 213 enable -- pi variant 312 enable pi312 : in std_logic;

key1 : in std_logic_vector(BLOCKSIZE/2·1 downto 0); -- key 1 key2 : in std_logic_vector(BLOCKSIZE/2-1 downto 0); -- key 2

input : in std_logic_vector(BLOCKSIZE-1 downto 0); -- in block

output ; out std_logic_vector(BLOCKSIZE-1 downto 0)); -- out

block

end pi_seq;

The input signals pi123, pi132, p213, and pi312 select the Pi variant on a per round basis. Input signals key 1-2 comprise the two 32-bit Pi Function keys. Input comprises the 64-bit Pi function input block, and output comprises the 64-bit Pi Function output block. The Block Transmit component, blocktx 142, controls the disassembly of 64-bit ciphertext blocks into 16-bit words and transfers them to the MAC interface. In one embodiment, the input and output ports of the Block Transmit may be defined in the following entity statement.

WO 00/70817

PCT/US00/11957

-- The Block Transmitter entity

library ieee;

use ieee.std_logic_1164.all;

entity blocktx is

-- system clock : in std_logic; port (clock

 asynchronous clear : in std_logic; clear

-- synchronous reset : in std_logic; reset

-- partial block ready (one word) partrdy1 : in std_logic;

-- partial block ready (two words) partrdy2 : in std_logic;

-- partial block ready (three words) partrdy3: in std_logic;

- ciphertext block ready blockrdy: in std_logic;

-- last cipher text block of frame -- ciphertext read lastblk : in std_logic; : in std_logic; ctrd

-- ciphertext block word 1 select - ciphertext block word 2 select blkwrd2 : out std_logic; blkwrd1 : out std_logic;

 ciphertext block word 3 select blkwrd3 : out std_logic;

 ciphertext block word 4 select blkwrd4 : out std_logic;

- partial block word 1 select partwrd1 : out std_logic;

-- partial block word 2 select -- partial block word 3 select partwrd2 : out std_logic; partwrd3 : out std_logic;

-- last ciphertext word of frame -- ciphertext ready : out std_logic; : out std_logic; ctrdy ctlast

-- block is in progress : out std_logic);

end blocktx;

Input signal blockrdy, driven by the Ten Round Controller, starts the Block Transmit component's state machine. Input signals partrdy1-3 and lastblk, driven by the Block Assembler, indicate the end of cipher frame status. Input signals partrdy1-3 indicate that the frame ended in a partial block made up of one, two, or three words respectively. Input signal Lastblk indicates that the frame ended in a complete block. Output signals ctrdy, ctlast, and input signal ctrd may be used to handshake data transfers with the MAC interface. Output signals blkwrd1-4 and partwrd1-3 may be used in process ctout_proc 136 to select which ciphertext word to transfer to the MAC interface. Output signals Blkwrd1-4 select ciphertext word 1 (MSW) through 4 (LSW) respectively. Output signals Partwrd1-3 select partial block ciphertext words 1 through 3 respectively. Output signal bip provides the Ten Round Controller and Block Assembler with the status of the Block Transmit component.

In another embodiment of the present invention, the cipher core may be optimized for high throughput. While this embodiment is larger in size (i.e., consumes more chip resources) than the small cipher core, it maintains a reasonable size for implementation in a FPGA or CPLD. Figure 9 is a diagram of a cipher core optimized for speed according to an embodiment of the present invention. The operation of the fast cipher core is similar to that of the small version. One difference is that the Ten Round Controller has been replaced by two Five Round Controllers and the Pi Function with related circuitry has been duplicated. This architecture divides the cipher into two stages each executing five of the total ten

WO 00/70817

PCT/US00/11957

Ciphertext Feedback Register in the Key Generator. with the partially encrypted fifth round block. The second stage loads the partially encrypted fifth round block and the Pi Function key from the first stage then executes rounds six through ten. As soon as the second stage has started, the first stage begins encrypting the next block. In this manner, the cipher core concurrently processes two blocks at a time resulting in throughput approaching twice that of a single stage implementation. Encryption framing is handled in a similar manner as in the small version. A difference is that on a frame ending in a partial block, the previous block of cipher text may be recovered from the second stage and routed back into the first stage. Block assembly and transmission processing are similar to the processing provided by the small cipher core discussed

In one embodiment, the top level design entity of the fast cipher core comprises the m6_fast component. Figure 10 is a structural block diagram of a fast cipher core according to an embodiment of the present invention. In one embodiment, the input and output ports of the fast cipher core may be defined in the following entity statement.

-- The Fast Cipher Core entity

library ieee;

use ieee.std_logic_1164.all; -- standard nine value logic system

use work.constants.all; -- global design parameters

entity m6_fast is

port (clack : in std_logic; -- system clack

PCT/US00/11957

 asynchronous clear clear : in std_logic;

-- synchronous reset reset : in std_logic; ptin : in std_logic_vector(WORDSIZE-1 downto 0); -- plain text

-- plaintext word ready ptrdy : in std_logic;

-- last plaintext word ready ptlast : in std_logic;

-- plaintext word read ptrd : out std_logic; ctout : out std_logic_vector(WORDSIZE-1 downto 0); -- cipher text

-- ciphertext word ready ctrdy : out std_logic; - last ciphertext word ready ctlast : out std_logic;

- ciphertext word read ctrd : in std_logic;

-- block in progress : out std_logic; -- content key word 1 load ckld1 : in std_logic;

-- content key word 2 load ckld2 : in std_logic; -- content key word 3 load ckld3 : in std_logic;

-- content key word 4 load ckld4 : in std_logic);

end m6_fast;

The I/O interface to the fast cipher core is the same as was used in the small cipher core. The Block Assembler component, Combinatorial and Sequential PI Function components, and the Block Transmit component for the fast cipher core are the same as were used in the small cipher core.

The two Five Round Controller components, r5ctrl, control the encryption of the individual 64-bit plaintext blocks. They include a timer,

WO 00/70817

which sets the duration of each round allowing signals to settle through the Pi Function and a state machine which keeps track of the rounds. Two Five Round Controllers and two Pi Functions are used in the fast cipher core to create a two stage pipeline. The first stage executes rounds 1-5 while the second stage executes rounds 6-10. In this manner, two blocks of plaintext may be processed concurrently, effectively doubling the throughput of the cipher. In one embodiment, the input and output ports of the Five Round Controllers may be defined in the following entity

-- The Five Round Controller entity

library ieee;

use ieee.std_logic_1164.all;

entity r5ctrl is

generic (ROUNDDLY : positive := 3; -- round delay

CNTRBITS: positive:= 2); -- round delay counter bits

port (clock : in std_logic; -- system.clock

-- asynchronous clear : in std_logic;

-- synchronous reset : in std_logic; reset

-- cipher go : in std_logic; -- block in progress (next stage) : in std_logic; bipin

-- ciphertext block done .blockrdy : out std_logic;

enrnd2 : out std_logic; ...enable round 2

-- enable round 1

enrnd1 : out std_logic;

enrnd3 : out std_logic; :- enable round 3

enrnd4 : out std_logic; -- enable round 4

enring4 : out std_logic; -- enable round 5 enrind5 : out std_logic; -- enable round 5

Idrsit : out std_logic; ··· load the result register

Idfdbk : out std_logic; -- load the feedback register

 Idnxtblk : out std_logic;
 -- load the next plain text block

 bip
 : out std_logic);
 -- block is in progress

end r5ctrl;

Input signal go starts the Five Round Controller's state machine. Input signal bipin provides the Five Round Controller with the state of the next stage. Output signal blockrdy is used to start the next round once a block has processed. Output signals enrud1-5 may be used to select the Pi Function variant to be used on a per round basis. Output signal IdrsIt may be used store a block once processing has completed. Output signals Idfdbk and Idnxtblk may be used to select the source of data for the Pi Function. Output signal Ldfdbk selects the Pi Function output in preparation for execution of the next round. Output signal Ldnxtblk selects the preceding stage's output to begin processing the next block. Output signal bip provides the next stage with the status of the Five Round

Thus, three embodiments of a cipher core of a content cipher subsystem have been described. Depending on system requirements, selected ones of these embodiments may be used to assist in protecting

VO 00/70817

PCT/US00/11957

data being communicated over a digital transmission line such as an IEEE

1394 bus.

While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as other embodiments of the invention, which are apparent to persons skilled in the art to which the inventions pertains are deemed to lie within the spirit and scope of the invention.

CLAIMS

What is claimed is:

a block assembler to receive words of data and to assemble the 1. An apparatus for encrypting data comprising: words into a block; an encryption function coupled to the block assembler to encrypt the block based on an encryption function key;

a block transmitter coupled to the encryption function to receive the encrypted block and to disassemble the encrypted block into encrypted data words; and a controller coupled to the block assembler, the encryption function, and the block transmitter to control multiple rounds of encryption by the encryption function for the block.

2. An apparatus for encrypting data comprising:

a block assembler to receive words of data and to assemble the words into a block; first and second encryption functions coupled to the block assembler to encrypt the block based on an encryption function key;

functions to receive the encrypted block and to disassemble the encrypted a block transmitter coupled to the first and second encryption block into encrypted data words;

encryption function to control a first set of rounds of encryption for the a first controller coupled to the block assembler and the first block by the first encryption function; and

29

WO 00/70817

encryption function to control a second set of rounds of encryption for the a second controller coupled to the first controller and the second block by the second encryption function.

3. A cipher system comprising:

a bus interface coupled to the cipher core to transfer the ciphertext a cipher core to encrypt plaintext data into ciphertext data; and

4. An apparatus for encrypting data comprising:

means for receiving words of data and for assembling the words into a block;

means for encrypting the block based on an encryption function key; means for receiving the encrypted block and for disassembling the encrypted block into encrypted data words; and

means for controlling multiple rounds of encryption for the block.




Figure 1




Figure 2

WO 00/7081




Figure 3




Figure 4

OS1_\

811 811 CTRDY, CTLAST

CTOUT

CTOUT_PROC

136

вгоских

145

OTRSLT_PROC




Figure 5

В10СИТЯ

PI_COMB

KEA15 BBOC

138

Figure 6

TZAJTY, YORTY 011

PTBLK_PROC

келиес внос

CLKD1-4

102 RESET CLOCK

NITA 901

ररं।

BLOCKASM

130

PARTBLK_PROC

PIIN_PROC

KEY_PROC

CTPART_PROC

D(i)

ptrdy ptlast ptrd


7/10


PCT/US00/11957

WO 00/70817

8/10

PCT/US00/11957





If the cipher is busy, one or more clock cycles will be inserted between blocks.

pad

clock ptrdy ptlast

g.

Last Word

pti.


Figure 8

Figure 7

Clock cycles will be inserted here until the last word is completely through the cipher.

g. gg

clock ptrdy pibsi






Figure 10

INTERNATIONAL SEARCH REPORT

inte anal Application No PCT/US 00/11957

IPC 7	A CLASSIFICATION OF SUBJECT MATTER IPC 7 H04L9/06		
According 1	According to Enternational Parent Classification (IPC) or to both national classification and IPC	Bon and IPC	
B. FELDS MANATION OF IPC 7	B. FIELOS SEARCHED Navanun occumentarion saarched (desakceson preten followed by clearfeaton symbols) [PC 7 HO4].	on symbols)	
Documenta	Occumentation searched other than mentum documentation to the extern that auch documents are rockded in the helds searched	uch documents are included in the helds se	partne
Electronic (Electronic data base consulted dumptor institutional based for the data base and, where presents exercitates data to INSPEC, COMPENDEX	se and, where practical, search lerms used	
C. BOCUM	C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category '	Citation of document, with indication, where appropriate, of the relevant passages	evani pasanges	Relevant to claim No.
×	US 5 594 797 A (ALANAERAE SEPPO	ET AL)	1.3,4
: •	14 January 1997 (1997-01-14)	- 7	,
⋖	column 3, line of -column 4, line column 7, line 59 -column 8, line	27	
⋖	EP 0 802 653 A (VLSI TECHNOLOGY 1	INC)	. 2
	22 October 1997 (1997-10-22)		
	column 4, last line -column 5, line 19 column 6, line 6 - line 32	ne 19	
	column 8, line 3 - line 33		
⋖	EP 0 105 553 A (NEDERLANDEN STAAT) 18 April 1984 (1984-04-18) abstract	2	2
	Further occurrents are exted in the continuation of box C.	Y Peterd lamily members are lated in arrea.	n arross.
֓֞֓֞֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓֓	Coursi extendes of eled documents:		
wroop .v.	document defining the general state of the art which is not document to he of personal state of the services o	Tillar document published after the infamational lang date or priority date and not in conflict with the application but cased to understand the principle or theory underlying the published.	nasonal ling date the application but ony underlying the
E. earler	E's ander document but oublished on or after the international lines date	"X" document of particular relevance; the claimed invention carriot be considered novel or carriot be considered to	aimed invention be considered to
7. 6000 6400	decument which may throw doubts on priority claimfal of which is cited to establish the bublished date of another number of another material reason is a processor of an special edit.	avoive an inventive step when the doc "Y" document of particular relevance; the ci-	amed inventor
op op	document referring to an onel disclosure, use, entitiblion or other means	documents combined with one or more other such docu- ments, such combination being obvious to a person skilled	e other such docu- a to a person skilled
To docum	gate but	'8' document member of the same patent family	amity
Date of the	Date of the actual completion of the memational search	Date of mailing of the international search report	וכו נפססנו
2	29 August 2000	02/03/5000	
Name and/	maing address of the ISA European Patert Office, P.B. 5018 Patendaan 2	Authorized officer	
	NL = 2280 MV Rosewsk Tel. (+31=70) 340-2040, Te. 31 651 epo nl. Fer: (+31=70) 340-3016	Holper, G	

INTERNATIONAL SEARCH REPORT

date	23-12-1997 23-08-1996 27-11-1996	10-11-1998	16-04-1984 15-07-1987 30-07-1987 19-07-1984 14-05-1984	
member(s)	BR 9600772 A CA 2168717 A CN 1136738 A	. US 5835599 A JP 10075240 A	NL 8203737 A AT 28017 T DE 3372247 D DE 105533 T JP 59083434 A	
date	14-01-1997	22-10-1997	18-04-1984	
cited in search report	US 5594797 A	EP 0802653 A	EP 0105553 A	
	date	A 14-01-1997 BR 9600772 A CA 2168717 A CN 1136738 A	A 14-01-1997 BR 9600772 A CA 216817 A CN 1136738 A A 22-10-1997 US 5835599 A JP 10075240 A	A 14-01-1997 BR 9600772 A CA 2168117 A CN 1136738 A CN 1136738 A CN 1136738 A A 22-10-1997 US 5335599 A A 18-04-1984 NI 8203737 A CHORAGO A CN 1136738 A CHORAGO A CHORA